Hide navigation sidebar

Hide table of contents sidebar

Skip to content

This documentation is a work in progress, and you can help us improve it!

Toggle site navigation sidebar

Bakeneko 0.1.dev21 documentation

Toggle table of contents sidebar

Bakeneko 0.1.dev21 Documentation

Introduction
Installation
Getting Started
Tutorials
Toggle navigation of Tutorials
API Reference
Toggle navigation of API Reference
- Interface
  Toggle navigation of Interface
  - PHY
    Toggle navigation of PHY
    - Gateware PHY
      Toggle navigation of Gateware PHY
      - PHY
      - Receiver
      - Transmitter
    - SerDes PHYs
      Toggle navigation of SerDes PHYs
      - Lattice SerDes
        Toggle navigation of Lattice SerDes
        
        ECP5 SerDes
        Toggle navigation of ECP5 SerDes
        
        DCU
        
        PIPE
        
        SCI
      - Xilinx SerDes
        Toggle navigation of Xilinx SerDes
  - PIPE
- Link
  Toggle navigation of Link
- Physical
  Toggle navigation of Physical
  - Line coding
- Protocol
  Toggle navigation of Protocol
- Support
  Toggle navigation of Support
- Types
  Toggle navigation of Types
  - PCIe Configuration and Capability Structures
    Toggle navigation of PCIe Configuration and Capability Structures
    - PCIe Registers
      Toggle navigation of PCIe Registers
      - PCI-Compatible Registers
    - Capability Structures
  - Constants
  - Errors
- Devices
  Toggle navigation of Devices
Projects Using Bakeneko

Development

Source Code
Contributing
Changelog
Bakeneko Licenses

Versions

Toggle table of contents sidebar

Capability Structures¶

PCIe Capability Structure definitions

PCI-Compatible Registers

Copyright © 2025, Shrine Maiden Heavy Industries

Made with Sphinx and @pradyunsg's Furo